JPH0438159B2 - - Google Patents

Info

Publication number
JPH0438159B2
JPH0438159B2 JP59198162A JP19816284A JPH0438159B2 JP H0438159 B2 JPH0438159 B2 JP H0438159B2 JP 59198162 A JP59198162 A JP 59198162A JP 19816284 A JP19816284 A JP 19816284A JP H0438159 B2 JPH0438159 B2 JP H0438159B2
Authority
JP
Japan
Prior art keywords
hole
plating
forming
conductive circuit
circuit board
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59198162A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6175596A (ja
Inventor
Osamu Fujikawa
Kazuhide Yanase
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ibiden Co Ltd
Original Assignee
Ibiden Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibiden Co Ltd filed Critical Ibiden Co Ltd
Priority to JP59198162A priority Critical patent/JPS6175596A/ja
Publication of JPS6175596A publication Critical patent/JPS6175596A/ja
Publication of JPH0438159B2 publication Critical patent/JPH0438159B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Production Of Multi-Layered Print Wiring Board (AREA)
JP59198162A 1984-09-20 1984-09-20 スルホール多層回路基板の製造方法 Granted JPS6175596A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59198162A JPS6175596A (ja) 1984-09-20 1984-09-20 スルホール多層回路基板の製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59198162A JPS6175596A (ja) 1984-09-20 1984-09-20 スルホール多層回路基板の製造方法

Publications (2)

Publication Number Publication Date
JPS6175596A JPS6175596A (ja) 1986-04-17
JPH0438159B2 true JPH0438159B2 (en]) 1992-06-23

Family

ID=16386492

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59198162A Granted JPS6175596A (ja) 1984-09-20 1984-09-20 スルホール多層回路基板の製造方法

Country Status (1)

Country Link
JP (1) JPS6175596A (en])

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6484698A (en) * 1987-09-26 1989-03-29 Matsushita Electric Works Ltd Manufacture of multilayer circuit board
JP4840628B2 (ja) * 2000-07-24 2011-12-21 日立化成工業株式会社 半導体パッケージ用基板の製造方法とその方法を用いた半導体パッケージの製造方法及びこれらの方法を用いた半導体パッケージ用基板と半導体パッケージ
CN104819931A (zh) * 2015-04-24 2015-08-05 深圳崇达多层线路板有限公司 一种电路板盲孔可靠性的检测方法

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5515117B2 (en]) * 1974-04-15 1980-04-21
JPS5445960A (en) * 1977-09-16 1979-04-11 Mitsubishi Electric Corp Freezing/melting sludge treatment apparatus
JPS5731188A (en) * 1980-07-31 1982-02-19 Ibigawa Electric Ind Co Ltd Method of producing printed circuit board

Also Published As

Publication number Publication date
JPS6175596A (ja) 1986-04-17

Similar Documents

Publication Publication Date Title
CN100536637C (zh) 导电连接方法
KR20080035974A (ko) 전자 부품이 탑재된 다층 배선 기판 및 그 제조 방법
US6555763B1 (en) Multilayered circuit board for semiconductor chip module, and method of manufacturing the same
JP3093960B2 (ja) 半導体回路素子搭載基板フレームの製造方法
JP3930222B2 (ja) 半導体装置の製造方法
JP2549393B2 (ja) 回路基板の製造方法
JPH05343856A (ja) 多層プリント配線板およびその製造方法
JPH0614592B2 (ja) 多層プリント配線板の製造方法
JP2873645B2 (ja) セラミック多層配線基板の製造方法
JPH0438159B2 (en])
JP2000261152A (ja) プリント配線組立体
JPH10242335A (ja) 半導体装置
JPH11112111A (ja) プリント配線板
JP4207654B2 (ja) コンデンサ内蔵プリント配線板
JP2623980B2 (ja) 半導体搭載用リード付き基板の製造法
JPH09232711A (ja) 特に電子制御装置内で使用される装置
JPS6364079B2 (en])
JP3168731B2 (ja) 金属ベース多層配線基板
CN111385981B (zh) 多样化装配印刷线路板及制造方法
JP4081718B2 (ja) ブラインドビアを有する多層基板
JPH0230199B2 (ja) Fukugopurintohaisenbannoseizohoho
JPH04335596A (ja) スルーホールプリント配線基板の製造方法
JP2874734B2 (ja) 高周波デバイス用多層配線基板
JPS6355236B2 (en])
JP2002016334A (ja) プリント配線板およびその製造方法

Legal Events

Date Code Title Description
R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

EXPY Cancellation because of completion of term